

Fig. 12




Fig. 1 (Prior Art)




Fig. 2 (Prior Art)




Fig. 3




Fig. 4




Fig. 5




Fig. 7





Fig. 6






Fig. 8

Fig. 9




Fig. 10




Fig. 11

D3 D2 D1	switch means that are ON	IOUT
0 0 0	no switch means	0
0 0 1	SW11, SW31, SW51, SW71	IREF
0 1 0	SW12, SW22, SW32, SW52, SW62, SW72	2IREF
0 1 1	SW11, SW12, SW22, SW31, SW32, SW51, SW52, SW62, SW71, SW72	3IREF
1 0 0	SW13, SW23, SW33, SW43, SW53, SW63, SW73	4IREF
1 0 1	SW11, SW13, SW23, SW31, SW33, SW43, SW51, SW53, SW63, SW71, SW73	5IREF
1 1 0	SW12, SW13, SW22, SW23, SW32, SW33, SW43, SW52, SW53, SW62, SW63, SW72, SW73	6IREF
1 1 1	SW11, SW12, SW13, SW22, SW23, SW31, SW32, SW33, SW43, SW51, SW52, SW53, SW62, SW63, SW71, SW72, SW73	7IREF